

# Technical Note TN\_159 FT90x Errata

Version 1.1

Issue Date: 2017-11-01

The intention of this errata technical note is to give a detailed description of known functional or electrical issues with the FTDI FT90X series device. The current revision of the FT90X series is **Revision B, released February 2015.** 

Use of Bridgetek devices in life support and/or safety applications is entirely at the user's risk, and the user agrees to defend, indemnify and hold Bridgetek harmless from any and all damages, claims, suits or expense resulting from such use.

Bridgetek Pte Ltd (BRTChip) 178 Paya Lebar Road, #07-03, Singapore 409030 Tel: +65 6547 4827 Fax: +65 6841 6071 Web Site: <u>http://www.brtchip.com</u> Copyright © Bridgetek Pte Ltd



## **Table of Contents**

1 FT	90x Revision
2 Er	rata History Tables4
2.1	Functional Errata
2.2	Electrical and Timing Specification Deviations
3 Ele	ectrical Specification Deviation Errata of FT90x
3.1	FSOURCE Pin issue
4 Fu	Inctional Errata
4.1	Timers – Reading Timer value6
4.2	PWM – Changing duty cycle in runtime7
4.3	ADC – FIFO Data Count
4.4	DAC – FIFO Data Count8
4.5	Interrupt Controller -Read of Nested Interrupt Enable bit9
4.6	CAN
4.6	.1 Transmit Error Count
4.6 FLA	.2 Wrong behaviour when an 'error passive' station transmits a PASSIVE ERROR IG 10
4.6	.3 Wrong behaviour when sending an OVERLOAD FRAME 10
4.7	Ethernet11
4.7	.1 Limited Receive Buffer Size
4.7	.2 100BASE-FX Support
4.8	USB Host - Overcurrent Protection12
4.9	USB Device12
4.9 pac	.1 The USB Device Controller still updates the frame number after receiving a SOF kage with PID/CRC5 error
4.9 spe	.2 Control transfer sends an unexpected NYET response in Status stage for High- ed mode
4.9	.3 The USB Device Controller doesn't check the incoming packet in Setup stage . 13
4.9 OU <sup>-</sup>	.4 The USB Device Controller doesn't check for bus turn-around timeout between T/SETUP token and data phases
4.9 bab	.5 The USB Device Controller writes past the range of the data buffer when a bble error occurs
4.9	.6 Error handling for the last data transaction differs from USB 2.0 Specification . 14
4.10	UART - Back-to-back Reading of the Receive Buffer Register 15
4.11	I <sup>2</sup> S



	4.11.1 mode	TX FIFO Counter may be corrupted when the FIFO is underrun in 20/24/32-b 15	oit	
	4.11.2	Left and right samples may be swapped when the TX FIFO is underrun	16	
4	1.12 SP	I Slave – Missing data in FIFO mode during transmission	. 16	
5	<b>FT90</b>	x Series Package Markings	17	
6	Conta	act Information	19	
Ap	pendi	x A – References	20	
[	ocume	ent References	. 20	
ļ	cronyn	ns and Abbreviations	. 20	
Ap	pendi	x B – List of Tables & Figures	21	
L	ist of F.	igures	. 21	
L	ist of T.	ables	. 21	
Ap	Appendix C – Revision History 22			



## 1 FT90x Revision

FT90x part numbers are listed in **Table 1.** The letter at the end of date code identifies the device revision, for example YYWW-B. See section 5 for more details.

The current revision of the FT90x series is **revision B, released Feb 2015.** At the time of releasing this Technical Note there are known issues with this silicon revision.

Part Number	Package
FT900Q/FT901Q/FT902Q/FT903Q	100-pin QFN
FT900L/FT901L/FT902L/FT903L	100-pin LQFP
FT905Q/FT906Q/FT907Q/FT908Q	76-pin QFN
FT905L/FT906L/FT907L/FT908L	80-pin LQFP

This errata technical note covers the revisions of FT90X listed in **Table 2**.

Revision	Notes
А	First device revision. Engineering Samples.
В	Second device revision. Launched Feb 2015

#### Table 2 - FT90x Series Revisions



## 2 Errata History Tables

## **2.1 Functional Errata**

Functional Errata	Short description	Errata occurs in device revision
Timers	Software access of 16 bit timer count is not atomic	В
PWM	Changing PWM duty cycle in during operation may cause errors	В
ADC	FIFO Data Count is not accurate in some scenarios	В
DAC	FIFO Data Count must be interpreted along with DAC interrupt bit to detect FIFO full/empty	В
Interrupt Controller	Nested Interrupt Enable bit appears at different bit positions for read and write operations.	В
CAN	Transmit Error Count not increased	В
CAN	Wrong behaviour when an 'error passive' station transmits a PASSIVE ERROR FLAG	В
CAN	Wrong behaviour when sending an OVERLOAD FRAME	В
Ethernet	Limited Receive Buffer Size	В
USB Host	Overcurrent Protection	В
UART	Back-to-back Reading of the Receive Buffer Register	В
I2S	TX FIFO Count Corruption during Underrun	В
I2S	Left/Right Samples are swapped after underrun	В
SPI Slave	TX FIFO Missing Data	В

#### Table 3 - Functional Errata

## 2.2 Electrical and Timing Specification Deviations

Deviations	Short description	Errata occurs in device revision
FSOURCE pin issue	It doesn't meet the design specification.	В

#### Table 4 - Electrical and Timing Errata



## **3** Electrical Specification Deviation Errata of FT90x

## **3.1 FSOURCE Pin issue**

#### Introduction:

The FT90x series Revision B has dedicated VPP and FSOURCE input pins to receive power for writing to the 64-bit EFUSE. During EFUSE writing, the typical voltages required by VPP and FSOURCE are +1.85V and +3.70V respectively. For EFUSE reading or in standby mode, keep the pins floating or tie them to ground.

#### Issue:

The FSOURCE pin has a potential ESD issue and is not bonded out to the package in the FT90x series Revision B.

#### Workaround:

There is no workaround for this revision. In FT90x series Revision C, the EFUSE has been replaced by an OTP flash; hence the pins are used to receive power for the internal PLL instead.

Hardware reference design:

- 1) For PCBs that are designed for Revision B, no change is needed.
- 2) For PCBs that are designed for Revision C, FSOURCE should be connected to the 1.2V regulator output of the chip and VPP should be connected to the 3.3V power.

#### Package Specific:

The affected packages are listed in Table 5. All are Revision B.

Package	Applicable (Yes/No)
FT900Q/FT901Q/FT902Q/FT903Q	Yes
FT900L/FT901L/FT902L/FT903L	Yes
FT905Q/FT906Q/FT907Q/FT908Q	Yes
FT905L/FT906L/FT907L/FT908L	Yes

Table 5 - Affected Packages



## 4 Functional Errata

## 4.1 Timers – Reading Timer value

#### Introduction:

The FT90X series has 16-bit timers that are accessed via two 8-bit registers. Since they are not latched, the user must be careful to handle overflows while determining the final 16 bit value.

#### Issue:

If either of the 8-bit registers overflows during the read, the resulting concatenated 16-bit value will be incorrect as illustrated in Table 6**Error! Not a valid bookmark self-reference.** 

Timer Registers	Timer read sequence	Stored Timer Value
TMR_READ_MS : TMR_READ_LS		TimeH : TimeL
00FFh	Read TMR_READ_LS	xxxxh
0100h	Store TMR_READ_LS into TimeL	xxFFh
0101h	Read TMR_READ_MS	xxFFh
0102h	Store TMR_READ_MS into TimeH	01FFh

Table 6 - Timer low byte overflows during read

#### Workaround:

The workaround for this is to read the high byte twice to check if there was an overflow while the low byte was being read as shown in **Error! Reference source not found.**.





Note that the user must also take care that the above read sequence is not interrupted, as that could potentially lead to inconsistent values.

## 4.2 PWM – Changing duty cycle in runtime

#### Introduction:

The FT90X series PWM modules have one internal global 16 bit counter and a per channel 16 bit comparator. The value of the comparator register controls the duty cycle of the generated PWM wave. Since the comparator register is not buffered, the user must be careful while writing it at runtime to avoid glitches in the PWM output. Care must also be taken while writing the 16 bit registers as it can only be accessed in 8 bits each.

#### Issue:

1. If the comparator register is written while the PWM module is in operation the transition to the new duty cycle may have a glitch and could also invert the signal, depending on the value of the internal count register when the comparator is updated. This occurs because the counter used by the PWM module is a free running counter which is not synchronized with the PWM comparator register. An example case is shown in **Table 7** 

PWM Internal Counter	PWM Comparator value	PWM Pin State	Comments	
0000h	3FFFh	1	A 25% duty cycle wave.	
0001h	3FFFh	1		
3FFFh	3FFFh	0		
4000h	3FFFh	0		
FFFFh	3FFFh	1		
BFFEh	BFFFh	0	Software changes comparator to	
BFFFh	BFFFh	1	BFFFh to generate a 75% duty	
C000h	BFFFh	1	<ul> <li>some xxxxh (where 3FFFh &lt; xxxxh</li> <li>&lt; BFFFh). Signal toggles again</li> <li>when counter reaches BFFFh.</li> <li>Therefore the output signal toggles</li> </ul>	
FFFFh	BFFFh	0		
0000h	BFFFh	0	generating a glitch and reversing the polarity of the output signal.	

#### Table 7 - Changing duty cycle of PWM at run-time may cause glitches

2. Since the Comparator register can only be accessed as 8 bit, changing the count by writing the low byte first could also cause false matches and unexpected glitches depending on the state of the internal counter.

#### Workaround:

1. For PWM operating in continuous mode, the PWM module must be stopped before the duty cycle is updated.



2. For PWM operating in one-shot mode (up to 255 shots), the new comparator value can be loaded in the PWM Interrupt.

## 4.3 ADC – FIFO Data Count

#### Introduction:

The FT90X series ADC module has 128 sample FIFO. The ADC\_DATA\_COUNT bits (DAC\_ADC\_CNT[23:16]) indicate the amount of samples available for reading the FIFO at the most recent interrupt. The user is recommended to not use this counter as it is incorrect in some scenarios.

#### Issue:

The ADC\_DATA\_COUNT bits indicate the number of ADC samples available to read in the FIFO. Note that the actual number of samples available to read is one more than the ADC\_DATA\_COUNT value. Counts of 7Eh (126) and 7Fh (127) appear as FEh and FFh. In case of FIFO overflow, the counter will also overflow and will not reflect the current data availability. It is therefore unable to unambiguously indicate FIFO overflow.

#### Workaround:

The system should be designed to not use the ADC\_DATA\_COUNT register. The ADC Module generates an interrupt after every conversion of 64 samples. This interrupt service routine could be written to read all converted 64 samples immediately. If required, software can also increment a counter in the ADC interrupt service routine to track how many samples are available to read at multiples of 64.

### 4.4 DAC – FIFO Data Count

#### Introduction:

The FT90X series DAC modules each have a 128 sample FIFO. The DAC\_DATA\_COUNTx bits (DAC\_ADC\_COUNT[0:7] and DAC\_ADC\_COUNT[8:15]) indicate the number of samples in the FIFO that are yet to be converted. The user must be careful while using this counter as it does not a count of 126/127 correctly. And to distinguish between a buffer full and empty condition, the user must check the counter along with the interrupt flag.

#### Issue:

The DAC\_DATA\_COUNTx bits indicate the number of DAC samples that are yet to be converted. Note that the number of samples in the FIFO is one more than the DAC\_DATA\_COUNTx value. Counts of 7Eh (126) and 7Fh (127) appear as FEh and FFh. A DAC\_DATA\_COUNTx value of 0xFFh could either indicate a buffer full or empty condition, as shown in **Table 8**.

Samples still present in the FIFO	DAC_DATA_COUNTx value	DAC_IRQ_PENDx bit [Set on FIFO empty and on 64 sample conversion]
00h (empty)	FFh	1
01h	00h	
02h	01h	
7Eh	7Dh	
7Fh	FEh	
80h (full)	FFh	0
Table 8 - Behaviour of DAC data count		



#### Workaround:

- 1. DAC\_DATA\_COUNTx values of FEh and FFh should be read as 7Eh and 7Fh.
- 2. To distinguish between FIFO full and empty, check the DAC\_IRQ\_PENDx bit (DAC\_ADC\_CONF[25] for DAC0 and DAC\_ADC\_CONF[26] for DAC1) in addition to the DAC\_DATA\_COUNTx count.
  - If DAC\_IRQ\_PENDx is asserted while DAC\_DATA\_COUNTx is FFh, it means the FIFO is empty
  - If DAC\_IRQ\_PENDx is deasserted while DAC\_DATA\_COUNTx is FFh, it means the FIFO is full

Note that the DAC interrupt is generated whenever 64 samples have been converted AND when the DAC FIFO is empty.

## 4.5 Interrupt Controller -Read of Nested Interrupt Enable bit

#### Introduction:

The FT90X series supports nested interrupts via a bit configured in the IRQ Control Register. The bit position is at  $7^{th}$  bit for writes and  $6^{th}$  bit for reads.

#### Issue:

The Nested Interrupt Enable bit in the IRQ Control register appears at different positions depending on whether the register is accessed in Read or Write mode. Therefore the user must take care that writing is done on the  $7^{th}$  bit and read operations such as bit test are on the  $6^{th}$  bit.

#### Workaround:

User should follow the example in to set and test the Nested Interrupt Enable bit. Care must be taken when using test-and-set code to modify this bit.

SET the Nested Interrupt Enable bit	INTERRUPT->IRQ_CTRL  = (0x01 << 7);
CLEAR the Nested Interrupt Enable bit	INTERRUPT->IRQ_CTRL &= ~(0x01 << 7);
TEST the Nested Interrupt Enable bit	if((INTERRUPT->IRQ_CTRL & (0x01 << 6)) == (0x01 << 6))
	{
	// Bit is set
	}
	else
	{
	// Bit is cleared
	}

 Table 9 - Pseudo code to test and set the Nested Interrupt Enable bit



### 4.6 CAN

#### 4.6.1 Transmit Error Count

#### Introduction:

According to the CAN Specification Version 2.0, when a TRANSMITTER sends an ERROR FLAG, the TRANSMIT ERROR COUNT is increased by 8. However, it is not increased under two exceptions. Only Exception 1 is related to the issue.

Exception 1: If the TRANSMITTER is 'error passive' and detects and ACKNOWLEDGEMENT ERROR because of not detecting a 'dominant' ACK and does not detect a 'dominant' bit while sending its PASSIVE ERROR FLAG.

#### Issue:

When exception 1 does not occur, i.e.:

- The TRANSMITTER is 'error passive' and,
- The TRANSMITTER detects and ACKNOWLEDEMENT ERROR and,
- The TRASMITTER **does** detect a 'dominant' bit while sending its PASSIVE ERROR FLAG.

The TRANSMIT ERROR COUNT should only be increased (by 8) once. Currently, it is increased six times after each sample point. As a result, the count will reach 256 very quickly and the device enters BUS OFF state.

#### Workaround:

Currently, there is no workaround for this issue. The user has to reset the CAN controller to refresh the error counter if 'bus off' condition occurs.

#### 4.6.2 Wrong behaviour when an 'error passive' station transmits a PASSIVE ERROR FLAG

#### Introduction:

According to the CAN Specification Version 2.0, an 'error passive' station detecting an error condition tries to signal this by transmission of a PASSIVE ERROR FLAG. *The 'error passive' station waits for six consecutive bits of equal polarity, beginning at the start of the PASSIVE EERROR FLAG.* The PASSIVE ERROR FLAG is complete when these 6 equal bits have been detected.

#### Issue:

The CAN controller violates the behavior described in the specification. Instead of checking the bus at the start of the PASSIVE ERROR FLAG, it checks the bus at the end of the PASSIVE ERROR FLAG.

#### Workaround:

Currently, there is no workaround for this issue.

#### 4.6.3 Wrong behaviour when sending an OVERLOAD FRAME

#### Introduction:

According to the CAN Specification Version 2.0, there are three kinds of OVERLOAD conditions. Only condition 1 is related to this issue.

Condition 1: An OVERLOAD FRAME is sent due to the internal conditions of a receiver, which requires a delay of the next DATA FRAME or REMOTE FRAME.



The start of an OVERLOAD FRAME due to condition 1 is only allowed to be started at the first bit time of an expected INTERMISSION.



Figure 4.2 - CAN OVERLOAD Frame

#### Issue:

The CAN controller violates the behavior described in the specification. Instead of sending the OVERLOAD FRAME immediately after the End of Frame, the CAN controller adds one extra 'recessive' bit (1'b1) between the End of Frame and the OVERLOAD FRAME.

#### Workaround:

Currently, there is no workaround for this issue.

## 4.7 Ethernet

#### 4.7.1 Limited Receive Buffer Size

#### Introduction:

The receive buffer is used to receive incoming Ethernet data for the software to process.

#### Issue:

The receive buffer size is currently limited to 2KB. This may cause data loss if multiple big Ethernet packets arrive too quickly and the software cannot clear the buffer fast enough. For example, if the user pings an FT90x from a PC with a data size of 3KB, the data will be broken into 2 packets, each with a size of about 1.5KB (the maximum Ethernet packet size). With a receive buffer size of 2KB, the FT90x can only receive one packet at a time. If the FT90x software doesn't finish processing the first packet before the second one arrives, it will be dropped, which results in a packet loss.

#### Workaround:

Currently, there is no workaround for this issue.

#### 4.7.2 **100BASE-FX Support**

#### Introduction:

100BASE-FX is a version of Fast Ethernet over optical fiber.

#### Issue:

The Ethernet module in the FT90x MCUs does not support 100BASE-FX. Page 70 of "AN\_324 FT900 User Manual" mistakenly states that 100BASE-FX is supported.

#### Workaround:

Currently, there is no workaround for this issue.



### 4.8 USB Host - Overcurrent Protection

#### Introduction:

The FT90x comes with overcurrent protection for USB Host. It can automatically cut off VBUS if an overcurrent is detected.

#### Issue:

After VBUS is cut off, overcurrent no longer occurs. The internal circuit will automatically turn on VBUS (and causes overcurrent again). This results in an infinite loop of cutting off/turning on VBUS when overcurrent is detected and can potentially damage the FT90x. There is no way to control VBUS from software.

#### Workaround:

Currently, there is no software workaround for this issue. However, the user may choose to use a switch, e.g. TPS2042B, to control the VBUS supply to the system. Any GPIO pin (other than GPIO 1, which is used of overcurrent detection) can be used to control the switch as follows:

- Set GPIO 1 to OCN function.
- Set another GPIO to GPIO function to control the switch.
- Enable overcurrent detection and interrupt by setting the OC\_DETECT\_EN and OC\_DETECT bits in the PMCFG register.
- When USB host is used normally, control the switch to enable VBUS.
- When overcurrent occurs and triggers an interrupt, control the switch to disable VBUS until the problem is solved or the CPU is restarted.

### 4.9 USB Device

## 4.9.1 The USB Device Controller still updates the frame number after receiving a SOF package with PID/CRC5 error

#### Introduction:

When the USB Device Controller receives a SOF package with PID/CRC5 error, it should discard the packet and should not update the frame number in the DC\_FRAME\_NUMBER\_LSB register (offset 0x14).

#### Issue:

After receiving the error packet, the USB Device Controller still update the frame number in the DC\_FRAME\_NUMBER\_LSB register.

#### Workaround:

Currently, there is no workaround for this issue.

## 4.9.2 Control transfer sends an unexpected NYET response in Status stage for High-speed mode

#### Introduction:

According to the USB 2.0 Specification, section 8.5.3.1, there are 3 types of response packet for a Control transfer, namely ACK, STALL and NAK.

#### Issue:

The USB Device Controller sends a NYET response to the Host under the following scenario:



- Host sends an IN request to Device
- In Status stage, Host retries an OUT request (assume that Device responded with a corrupted ACK)
- Device sends a NYET packet to host (it should re-sends an ACK packet instead)

Host	Device	
SETUP		
DATA0		
	ACK	
IN		
	DATA1	
ACK		
OUT		
DATA1		
	ACK	
OUT		
DATA1		
	NYET	

#### Figure 4.3 - NYET packet response from the USB Device Controller

#### Workaround:

Currently, there is no workaround for this issue.

## 4.9.3 The USB Device Controller doesn't check the incoming packet in Setup stage

#### Introduction:

In Setup stage, if the USB Device Controller receives an invalid DATA0 packet, it should discard the data and should not respond with any packet. The Host would timeout and resend the SETUP packet.

#### Issue:

After receiving the invalid DATA0 packet, the USB Device Controller still sends and ACK response to the Host.

#### Workaround:

Currently, there is no workaround for this issue.

## 4.9.4 The USB Device Controller doesn't check for bus turn-around timeout between OUT/SETUP token and data phases

#### Introduction:

According to the USB 2.0 Specification, section 8.7.2, the device uses its bus turn-around timer between token and data or data and handshake phases. The host uses its timer between data and handshake or token and data phases.





Figure 4.4 - Bus Turn-around Timer Usage (copied from USB 2.0 Specification)

#### Issue:

The USB Device Controller doesn't check for bus turn-around timeout between OUT/SETUP token and data phases. It will accept the data and respond with ACK.

#### Workaround:

Currently, there is no workaround for this issue.

## 4.9.5 The USB Device Controller writes past the range of the data buffer when a babble error occurs

#### Introduction:

A babble error occurs when USB device receives more data than the maximum packet size.

#### Issue:

If the data packet comes with the correct CRC16, the USB Device Controller accepts it and responds with ACK. It then writes the data past the address boundary of the data buffer of the endpoint.

If the data packet comes with the incorrect CRC16, the USB Device Controller discards it and times out. However, it then still writes the data past the address boundary of the endpoint.

#### Workaround:

Currently, there is no workaround for this issue.

## 4.9.6 Error handling for the last data transaction differs from USB 2.0 Specification

#### Introduction:

According to the USB 2.0 Specification, section 8.5.5.3, if the ACK handshake is corrupted on the last IN transaction of a Data stage, the function can interpret the start of the Status stage as verification that the host successfully received the data and respond with ACK.



#### Issue:

The USB Device Controller responds with STALL (instead of ACK) in the Status stage if the ACK on the last IN transaction of the Data stage is corrupted.

#### Workaround:

Currently, there is no workaround for this issue.

### 4.10 UART - Back-to-back Reading of the Receive Buffer Register

#### Introduction:

The FT90x UART provides a FIFO for receiving data of up to 128 bytes at a time. The FIFO is accessed via the Receive Buffer Register.

#### Issue:

The FIFO pointer needs 4 CPU clock cycles to be properly updated when the first byte in the FIFO is accessed. As a result, reading the FIFO with the "streamout.x" instruction (an FT90x assembly instruction) will result in the first byte in the FIFO being returned three times for the first three reads.

#### Workaround:

Currently, there is no workaround for this issue. The software can choose to add some delay after reading the first byte to make sure the FIFO pointer is properly updated.

This issue is fixed in FT90x Revision C.

## 4.11 I<sup>2</sup>S

## 4.11.1 TX FIFO Counter may be corrupted when the FIFO is underrun in 20/24/32-bit mode

#### Introduction:

The FT90x I2S provides a counter for the TX FIFO in the form of register I2STXCOUNT. The register value is the number of 16-bit (data) words in the FIFO.

#### Issue:

The I2S FIFO only works with 16-bit data is 16-bits wide. In 20/24/32-bit sample mode, each sample takes two 16-bit writes to be completely written to the FIFO.

During normal operation, when the FIFO reaches empty, the I2S engine repeatedly outputs the last sample until new samples are loaded into the FIFO. In case of, 20/24/32-bit sample mode, 2 reads are required to load the last sample for transmission.

When the second read access coincides with the first 16-bit write of a new sample, the TX FIFO count does not change. The second 16-bit write of the new sample therefore causes the counter to increase by 1 and becomes an odd number. The next time the FIFO goes empty again, the TX FIFO counter will flip from 1 to 0xFFFF.

#### Workaround:

Currently, there is no workaround for this issue. The software should try to prevent FIFO underrun by maintaining a half-empty threshold point. i.e. whenever the FIFO is half-empty, software shall fill the FIFO with fresh samples.



## 4.11.2 Left and right samples may be swapped when the TX FIFO is underrun

#### Introduction:

The FT90x I2S engine sends out data according to the left/right clock signal (LRCLK) according to the I2S specification.

#### Issue:

The FT90x I2S engine sends out data beginning with the left sample when it starts. When the TX FIFO is underrun, the I2S engine repeatedly outputs the last sample on both left and right channels. When new sample data is available, the I2S engine loads the fresh sample and transmits on the next channel without regard to left or right, instead of waiting for the left channel to start.

#### Workaround:

Currently, there is no workaround for this issue. The software should try to prevent FIFO underrun by maintaining a half-empty threshold point. i.e. whenever the FIFO is half-empty, software shall fill the FIFO with fresh samples.

### 4.12 SPI Slave – Missing data in FIFO mode during transmission

#### Introduction:

The FT90x SPI Slave contains a TX FIFO so that the CPU can fill the data once and perform other tasks while the SPI engine handles the data transfer.

#### Issue:

If an external SPI Master reads the data from the FT90x SPI Slave FIFO multiple times and enables/disables the CS pin each time, the SPI Slave FIFO will start sending out data from the second available byte for each read, instead of the first byte.

#### Workaround:

Currently, there is no workaround for this issue. The software can try to enable CS until all available data in the FIFO have been read. A protocol may also be agreed upon to make sure the SPI Slave fills in just enough data for the SPI Master to read in one attempt.



## **5 FT90x Series Package Markings**

FT90x is available in a RoHS Compliant package, 100-pin QFN, 100-pin LQFP, 76-pin QFN and 80-pin LQFP. An example of the markings on the package is shown in the figures below.





Figure 5.1 - Package Markings – FT90XQ 100-pin



Figure 5.2 - Package Markings – FT90XL 100-pin





Figure 5.3 - Package Markings - FT90XQ 76-pin



Figure 5.4 - Package Markings – FT90XL 80-pin

The date code format is **YYWW** where WW = 2 digit week number, YY = 2 digit year number. This is followed by the revision number.



## **6** Contact Information

#### Head Quarters – Singapore

Bridgetek Pte Ltd 178 Paya Lebar Road, #07-03 Singapore 409030 Tel: +65 6547 4827 Fax: +65 6841 6071

#### Branch Office – Taipei, Taiwan

Bridgetek Pte Ltd, Taiwan Branch 2 Floor, No. 516, Sec. 1, Nei Hu Road, Nei Hu District Taipei 114 Taiwan , R.O.C. Tel: +886 (2) 8797 5691 Fax: +886 (2) 8751 9737

E-mail (Sales) Sales Sal

sales.apac@brtchip.com Esupport.apac@brtchip.com E-

E-mail (Sales) E-mail (Support)

**Branch Office – Vietnam** 

sales.apac@brtchip.com support.apac@brtchip.com

#### Branch Office - Glasgow, United Kingdom

Bridgetek Pte. Ltd. Unit 1, 2 Seaward Place, Centurion Business Park Glasgow G41 1HH United Kingdom Tel: +44 (0) 141 429 2777 Fax: +44 (0) 141 429 2758 Bridgetek VietNam Company Limited Lutaco Tower Building, 5th Floor, 173A Nguyen Van Troi, Ward 11, Phu Nhuan District, Ho Chi Minh City, Vietnam Tel : 08 38453222 Fax : 08 38455222

E-mail (Sales) E-mail (Support) <u>sales.emea@brtichip.com</u> <u>support.emea@brtchip.com</u> E-mail (Sales) E-mail (Support)

<u>sales.apac@brtchip.com</u> <u>support.apac@brtchip.com</u>

#### Web Site

http://brtchip.com/

#### **Distributor and Sales Representatives**

Please visit the Sales Network page of the <u>Bridgetek Web site</u> for the contact details of our distributor(s) and sales representative(s) in your country.

System and equipment manufacturers and designers are responsible to ensure that their systems, and any Bridgetek Pte Ltd (BRTChip) devices incorporated in their systems, meet all applicable safety, regulatory and system-level performance requirements. All application-related information in this document (including application descriptions, suggested Bridgetek devices and other materials) is provided for reference only. While Bridgetek has taken care to assure it is accurate, this information is subject to customer confirmation, and Bridgetek disclaims all liability for system designs and for any applications assistance provided by Bridgetek. Use of Bridgetek devices in life support and/or safety applications is entirely at the user's risk, and the user agrees to defend, indemnify and hold harmless Bridgetek from any and all damages, claims, suits or expense resulting from such use. This document is subject to change without notice. No freedom to use patents or other intellectual property rights is implied by the publication of this document. Neither the whole nor any part of the information contained in, or the product described in this document, may be adapted or reproduced in any material or electronic form without the prior written consent of the copyright holder. Bridgetek Pte Ltd, 178 Paya Lebar Road, #07-03, Singapore 409030. Singapore Registered Company Number: 201542387H.



## **Appendix A – References**

#### **Document References**

http://brtchip.com/ft900/

### **Acronyms and Abbreviations**

Terms	Description
ADC	Analog to Digital Converter
CAN	Controller Area Network
DAC	Digital to Analog Converter
FIFO	First In First Out
IRQ	Interrupt Request
PWM	Pulse Width Modulation
USB	Universal Serial Bus
UART	Universal Asynchronous Receiver/Transmitter

20



## Appendix B – List of Tables & Figures

## **List of Figures**

Figure 4.1 - Timer Read taking overflows into account	6
Figure 4.2 - CAN OVERLOAD Frame	11
Figure 4.3 - NYET packet response from the USB Device Controller	13
Figure 4.4 - Bus Turn-around Timer Usage (copied from USB 2.0 Specification)	14
Figure 5.1 - Package Markings – FT90XQ 100-pin	17
Figure 5.2 - Package Markings – FT90XL 100-pin	17
Figure 5.3 - Package Markings – FT90XQ 76-pin	18
Figure 5.4 - Package Markings – FT90XL 80-pin	18

## **List of Tables**

Table 1 - FT90x Part Numbers	.3
Table 2 - FT90x Series Revisions	.3
Table 3 - Functional Errata	.4
Table 4 - Electrical and Timing Errata	.4
Table 5 - Affected Packages	.5
Table 6 - Timer low byte overflows during read	.6
Table 7 - Changing duty cycle of PWM at run-time may cause glitches	.7
Table 8 - Behaviour of DAC data count	.8
Table 9 - Pseudo code to test and set the Nested Interrupt Enable bit	.9



## **Appendix C – Revision History**

Document Title:	TN_159 FT90x Errata
Document Reference No.:	BRT_000165
Clearance No.:	BRT#101
Product Page:	http://brtchip.com/product
Document Feedback:	Send Feedback

Revision	Changes	Date
1.0	Initial Release	2015-10-13
1.1	Document migrated from FTDI to BRT (Updated company logo; copyright info; contact information; hyperlinks)	2017-11-01