

# Bridgetek Pte Ltd MN820 BT820 Mini Module Datasheet

# **1** Introduction

The MN820 is a development module featuring Bridgetek's 5<sup>th</sup> generation embedded video engine (EVE) BT820. Combined with the VM820C development baseboard, it demonstrates the BT820's features, allowing developers to evaluate the IC's performance and functionality.

The MN820 mini module integrates a 1Gbit DDR3L memory and the BT820 chip, along with a DC-DC buck converter that powers the onboard memory independently, enabling operation with a single power source.

Developers can seamlessly integrate the BT820 into their products by using the MN820 and connecting it via a 100-pin board-to-board connector. This approach reduces development time and eliminates the complexity of designing high-speed DDR3 subsystem, allowing for a low cost PCB implementation.

When paired with the VM820C baseboard, which includes power and audio circuits, a USB-QSPI bridging IC, and IO connectors, developers can easily communicate with external devices and fully utilize BT820's capabilities.



### 1.1 Features

- 5th generation EVE controller BT820
- On-board 1Gbit DDR3L SDRAM
- Integrated DC-DC step-down converter for DDR3L interface
- Easy to use 100-pin high-speed board-toboard connector
- Single 3.3V power supply

Neither the whole nor any part of the information contained in, or the product described in this manual, may be adapted or reproduced in any material or electronic form without the prior written consent of the copyright holder. This product and its documentation are supplied on an as-is basis and no warranty as to their suitability for any particular purpose is either made or implied. Bridgetek Pte Ltd will not accept any claim for damages howsoever arising as a result of use or failure of this product. Your statutory rights are not affected. This product or any variant of it is not intended for use in any medical appliance, device or system in which the failure of the product might reasonably be expected to result in personal injury. This document provides preliminary information that may be subject to change without notice. No freedom to use patents or other intellectual property rights is implied by the publication of this document. Bridgetek Pte Ltd, 1 Tai Seng Avenue, #03-05, Singapore 4536464. Singapore Registered Company Number: 201542387H



# 2 Ordering Information

Part No.	Description		
MN820	BT820 Mini Module, with on-board 1Gbit DDR3L SDRAM		
Table 1 - Ordering Information			



<u>Table</u>	e of Contents	
1 In	troduction	1
1.1	Features	1
		_

2	2 Ordering Information2				
3	На	rdware Description	5		
	3.1	MN820 System on Module	5		
	3.2	Physical Descriptions	6		
	3.2	.1 PCB Layout	.6		
	3.2	.2 Decoupling Capacitor Placements	. 8		
	3.2	.3 Controlled Impedance Signals	. 8		
	3.2	.4 DDR3L Routing	. 9		
	3.2	.5 MN820 Connector	10		
4	Во	ard Schematic1	3		
5	In	terface to MN8201	6		
Į	5.1	Power1	.6		
Į	5.2	Memory 1	.6		
Į	5.3	Interface Connector 1	.6		
ļ	5.4	EMI 1	.6		
6	M	N820 Hardware Setup1	7		
7	Sp	ecifications1	8		
-	7.1	Electrical Specifications1	.8		
8	Me	echanical Dimensions1	9		
8	8.1	MN820 PCB Dimensions1	9		
9	Со	ntact Information2	0		
A	Appendix A – References21				
I	Document References 21				
	Acronyms and Abbreviations21				
A	ppe	ndix B – List of Tables & Figures2	2		



Document Reference No.: BRT\_000442 Clearance No.: BRT#216

List of Tables 22	2
List of Figures 22	2
ppendix C – Revision History23	3



# **3** Hardware Description

### 3.1 MN820 System on Module

The MN820 is a four-layer PCB featuring double-sided component placement and a thickness of 1.6 mm. The dimensions of the PCBA are 49 mm x 29 mm x 3.74 mm.



Figure 1 - MN820 Module PCBA - Front View




Figure 2 - MN820 Module PCBA - Back View

#### Key Features:

- Bridgetek's BT820 EVE chip for graphics, touch and audio controller
- 1Gbit DDR3L Memory IC with 667 MHz parallel interface
- Integrated DC-DC step-down converter
- 100-position high-speed board-to-board connector (plug) for connection to host controller board



### **3.2 Physical Descriptions**

### 3.2.1 PCB Layout

The MN820 was designed with 100-ohm impedance trace control for both LVDS transmission and reception traces as well as 85-ohm impedance trace control for DDR3L differential clock and strobe signals.




Figure 3 - Top Layer (Signal)




Figure 4 - Second Layer (Power)

Document Reference No.: BRT\_000442 Clearance No.: BRT#216




Figure 5 - Third Layer (Ground)




Figure 6 - Bottom Layer (Signal)

Bridgetek



### **3.2.2 Decoupling Capacitor Placements**

Using the BT820 EVE IC requires double-sided component placement due to its BGA package design. Most of the power pins are concentrated at the center of the IC, so decoupling capacitors for the BT820 were positioned directly beneath it, on the bottom side of the PCB. For the DDR3 memory, the power and ground pins are located along the edges of the IC. This allows designers the flexibility to place decoupling capacitors either on the same side or the bottom side of the PCB. In the VM820, decoupling capacitors for the memory are placed on both the top and bottom sides, with priority given to capacitors for Vref signals. Capacitors of 0402 size were chosen to minimize parasitic inductance and improve performance.

### 3.2.3 Controlled Impedance Signals

The VM820 mini module includes two sets of controlled impedance signal traces:

- i.  $85\Omega \pm 10\%$  for DDR3L data strobe and clock signals
- ii.  $100\Omega \pm 10\%$  for BT820 LVDS transmit and receive signals

Figure 7 to Figure 9 shows both sets of these controlled impedance signal traces.




Figure 7 - 85 $\Omega$  controlled impedance for memory strobe and clock signals




Figure 8 - 100Ω controlled impedance for LVDS receive signals



Document Reference No.: BRT\_000442 Clearance No.: BRT#216




Figure 9 - 100Ω controlled impedance for LVDS transmit signals

### 3.2.4 DDR3L Routing

The design of DDR3L (Double Data Rate 3 Low Voltage) memory requires careful attention to PCB layout to ensure proper functionality and signal integrity. However, due to size constraints and the use of a single DDR3 memory IC in the MN820, only a subset of the complete DDR3L design guidelines was implemented:

- 1. Differential Impedance: Data strobe and clock differential traces, as illustrated in
- 2.
- 3.

#### Figure 7 - $85\Omega$ controlled impedance for memory strobe and clock signals

- 4. , were routed with an impedance of  $85\Omega$  ±10%.
- 5. Length Matching: The mismatch between P and N traces of these differential pairs was kept within ±5 mils.
- 6. **Power and Ground Planes:** Solid power and ground planes were maintained beneath all DDR traces to provide stable reference layers.
- 7. **Byte Lane Trace Lengths:** The trace length deviation within a single data byte lane was limited to ±20 mils.



- 8. **Address/Command/Control Signals:** The trace length deviation between address, command, and control signals relative to the CK/CKB signals was limited to a maximum of ±25 mils.
- 9. **Via Limitation:** All signal traces were routed with a maximum of two vias to minimize signal degradation.



### 3.2.5 MN820 Connector

#### **CN1 – SoM Baseboard Interconnector**

This dual row 100-position 0.4mm pitch board-to-board connector serves as the interface between the MN820 System on Module (SoM) and VM820C baseboard. This USB4 Gen.2 connector, model <u>"DF40C-100DP-0.4V (51)"</u> from Hirose, supports data transmission speeds of up to 20 Gbps.

Pin No.	Name	Туре	Description
1	GND	Р	Ground
2	GND	Р	Ground
3	GND	Р	Ground
4	LVDS_RX0_D0_N	Ι	LVDS RX odd channel data bit 0
5	NC	NA	No Connection
6	LVDS_RX0_D0_P	Ι	LVDS RX odd channel data bit 0
7	NC	NA	No Connection
8	LVDS_RX0_D1_N	Ι	LVDS RX odd channel data bit 1
9	NC	NA	No Connection
10	LVDS_RX0_D1_P	Ι	LVDS RX odd channel data bit 1
11	NC	NA	No Connection
12	LVDS_RX0_D2_N	Ι	LVDS RX odd channel data bit 2
13	VCC3V3	Р	3.3V output power supply
14	LVDS_RX0_D2_P	Ι	LVDS RX odd channel data bit 2
15	VCC3V3	Р	3.3V output power supply
16	LVDS_RX0_CLK_N	Ι	LVDS RX odd channel clock differential N
17	VCC3V3	Р	3.3V output power supply
18	LVDS_RX0_CLK_P	Ι	LVDS RX odd channel clock differential P
19	VCC3V3	Р	3.3V output power supply
20	LVDS_RX0_D3_N	Ι	LVDS RX odd channel data bit 3
21	SD_CD	Ι	SD Card: Card Detect
22	LVDS_RX0_D3_P	Ι	LVDS RX odd channel data bit 3
23	SD_D0	I/O	SD Card: Data bus line 0
24	GND	Р	Ground
25	SD_D1	I/O	SD Card: Data bus line 1
26	LVDS_RX1_D0_N	Ι	LVDS RX even channel data bit 0
27	SD_D2	I/O	SD Card: Data bus line 2
28	LVDS_RX1_D0_P	Ι	LVDS RX even channel data bit 0
29	SD_D3	I/O	SD Card: Data bus line 3
30	LVDS_RX1_D1_N	Ι	LVDS RX even channel data bit 1
31	SD_CLK	0	SD Card: Serial clock output
32	LVDS_RX1_D1_P	Ι	LVDS RX even channel data bit 1
33	SD_CMD	I/O	SD Card: Command signal
34	LVDS_RX1_D2_N	Ι	LVDS RX even channel data bit 2
35	SPIM_MOSI	I/O	SPI flash MOSI line
36	LVDS_RX1_D2_P	Ι	LVDS RX even channel data bit 2
37	SPIM_MISO	I/O	SPI flash MISO line



Document Reference No.: BRT\_000442 Clearance No.: BRT#216

38	LVDS_RX1_CLK_N	Ι	LVDS RX even channel clock differential N
39	SPIM_IO3	I/O	SPI flash IO3 line
40	LVDS_RX1_CLK_P	Ι	LVDS RX even channel clock differential P
41	SPIM_IO2	I/O	SPI flash IO2 line
42	LVDS_RX1_D3_N	Ι	LVDS RX even channel data bit 3
43	SPIM_SS_N	0	SPI flash chips select output line
44	LVDS_RX1_D3_P	Ι	LVDS RX even channel data bit 3
45	SPIM_SCLK	0	SPI flash clock output line
46	GND	Р	Ground
47	GND	Р	Ground
48	AUDIO_R	0	Audio Sigma-delta right output
49	GND	Р	Ground
50	GND	Р	Ground
51	GND	Р	Ground
52	AUDIO_L	0	Audio Sigma-delta left output
53	GND	Р	Ground
54	GND	Р	Ground
55	GND	Р	Ground
56	I2S_LRCLK	I	I2S left/right clock indicator
57	LVDS_TX0_D0_N	0	LVDS TX odd channel data bit 0
58	I2S_BCLK	I	I2S bit clock
59	LVDS_TX0_D0_P	0	LVDS TX odd channel data bit 0
60	I2S_SDA	0	I2S serial data output
61	LVDS_TX0_D1_N	0	LVDS TX odd channel data bit 1
62	DISP	0	LCD Display general purpose control
63	LVDS_TX0_D1_P	0	LVDS TX odd channel data bit 1
64	BKLIT_PWM	0	LED backlight brightness PWM control
65	LVDS_TX0_D2_N	0	LVDS TX odd channel data bit 2
66	GND	Р	Ground
67	LVDS_TX0_D2_P	0	LVDS TX odd channel data bit 2
68	GPIO3	I/O	General purpose IO 3
69	LVDS_TX0_CLK_N	0	LVDS TX odd channel clock differential N
70	GPIO2	I/O	General purpose IO 2
71	LVDS_TX0_CLK_P	0	LVDS TX odd channel clock differential P
72	GPIO4	I/O	General purpose IO 4
73	LVDS_TX0_D3_N	0	LVDS TX odd channel data bit 3
74	GPIO6	I/O	General purpose IO 6
75	LVDS_TX0_D3_P	0	LVDS TX odd channel data bit 3
76	GPIO5	I/O	General purpose IO 5
77	GND	P	Ground
78	GPIO7	I/O	General purpose IO 7
79	LVDS_TX1_D0_N	0	LVDS TX even channel data bit 0
80	GPIO8	I/O	General purpose IO 8 LVDS TX even channel data bit 0
81	LVDS_TX1_D0_P	0	
82	GND	P	Ground LVDS TX even channel data bit 1
83	LVDS_TX1_D1_N	0	

Copyright © Bridgetek Pte Ltd




Document Reference No.: BRT\_000442 Clearance No.: BRT#216

84	SPIS_MISO	I/O	SPI data line 1		
85	LVDS_TX1_D1_P	0	LVDS TX even channel data bit 1		
86	SPIS_SCLK	Ι	SPI clock input		
87	LVDS_TX1_D2_N	0	LVDS TX even channel data bit 2		
88	SPIS_SS_N	Ι	SPI slave select input		
89	LVDS_TX1_D2_P	0	LVDS TX even channel data bit 2		
90	SPIS_MOSI	I/O	SPI data line 0		
91	LVDS_TX1_CLK_N	0	LVDS TX even channel clock differential N		
92	SPIS_IO3	I/O	SPI data line 3		
93	LVDS_TX1_CLK_P	0	LVDS TX even channel clock differential P		
94	SPIS_IO2	I/O	SPI data line 2		
95	LVDS_TX1_D3_N	0	LVDS TX even channel data bit 3		
96	INT_N	OD/O	Interrupt to host, active low		
97	LVDS_TX1_D3_P	0	LVDS TX even channel data bit 3		
98	RESET_N	Ι	Global reset pin.		
99	GND	Р	Ground		
100	GND	Р	Ground		
Table 2 - CN1 Pinout					

For a more detailed description of the SoM IO pins, please refer to the <u>BT820 Datasheet</u>.



# **4 Board Schematic**












Figure 11 - DDR3L Memory



Document Reference No.: BRT\_000442 Clearance No.: BRT#216




Figure 12 - LVDS Interface



# 5 Interface to MN820

### 5.1 Power

The MN820 SoM is a standalone module capable of generating its core and memory power from a single power source. It accepts an input voltage in the range of 3.0 to 3.6 volts and internally generates 1.1V for core operation and 1.35V for the onboard DDR3L memory.

### 5.2 Memory

The module integrates a 667MHz 1 Gbit DDR3L memory capable of running at speed rate of 133MT/s with data width of 16bits.

# **5.3 Interface Connector**

The MN820 SoM connects to external components via a high-speed board-to-board connector. The selected connector, Hirose "DF40C-100DP-0.4V (51)", supports data transfer rates of up to 20 Gbps.

When paired with the VM820C baseboard, the module uses a Hirose "DF40C-100DS-0.4V (51)" connector, resulting in a stacking height of 1.5 mm. For applications requiring a higher stacking height, developers can opt for the "DF40HC (3.0)-100DS-0.4V" receptacle, which provides a stacking height of 3.0 mm.

### 5.4 EMI

The SoM features a designated footprint to accommodate an EMI shield measuring 44mm in length and 28mm in width. The minimum height of the shield should exceed 1.5mm to avoid contact with taller capacitors.



### 6 MN820 Hardware Setup

To facilitate the integration of the MN820 into their designs and products, developers can pair the SoM with Bridgetek's VM820C module—a baseboard specifically designed to complement the MN820. Using the VM820C, developers can explore the operation of the BT820 EVE IC, evaluate its performance, and assess its features through the baseboard's host interface options, audio and power circuits, and various I/O connectors.

This section provides a concise guide for setting up the MN820 with the VM820C for development purposes. Figure 13 - MN820 Setup

below illustrates the setup for BT820 development modules, configured to drive an LVDS display panel with active speakers and support of various host interface options.




Figure 13 - MN820 Setup

When paired with the VM820C, the MN820 enables communication with external systems via the VM820C's USB and SPI/QSPI interface connectors.

With the VM820C's onboard Tx and Rx connectors, developers can connect LVDS LCD panels to the I/O connectors for data reception and display functionality.

The VM820C also features integrated audio systems, allowing developers to connect active speakers for BT820 PWM stereo audio. Additionally, it supports a buzzer circuit for testing BT820 built-in sound synthesizer, as well as an I2S digital audio interface with an onboard footprint catered for Texas Instruments PCM5121 DAC circuit.

For a detailed description of operating the MN820 and VM820C as a development kit, please refer to the VM820C datasheet.



# 7 Specifications

### 7.1 Electrical Specifications

PARAMETER	DESCRIPTION	MIN	ΤΥΡ	MAX	UNIT
VCC3V3	Output voltage range	3.0	3.3	3.6	V
Icc_3V3*Note	Operating current, VCC=3V3	-	245	-	mA
Voh	Output Voltage High	2.4	-	_	V
Vol	Output Voltage Low	-	-	0.4	V
Vih	Input High Voltage	2.0	-	-	V
Vil	Input Low Voltage	-	-	0.8	V
Т	Operating temperature	-20	-	+70	°C

Table 3 - Operating Voltage and Current

**Note:** Operating current is measured while displaying a test card.



# 8 Mechanical Dimensions

### 8.1 MN820 PCB Dimensions





Figure 14 - MN820 PCBA Dimensions (Top View)



All measurements are provided in millimeters.





# 9 Contact Information

Refer to <a href="https://brtchip.com/contact-us/">https://brtchip.com/contact-us/</a> for contact information.

#### **Distributor and Sales Representatives**

Please visit the Distribution Network – IC & Module (brtchip.com) page for the contact details of our distributor(s) and sales representative(s) in your country.

System and equipment manufacturers and designers are responsible to ensure that their systems, and any Bridgetek Pte Ltd (BRT Chip) devices incorporated in their systems, meet all applicable safety, regulatory and system-level performance requirements. All application-related information in this document (including application descriptions, suggested Bridgetek devices and other materials) is provided for reference only. While Bridgetek has taken care to assure it is accurate, this information is subject to customer confirmation, and Bridgetek disclaims all liability for system designs and for any applications assistance provided by Bridgetek. Use of Bridgetek devices in life support and/or safety applications is entirely at the user's risk, and the user agrees to defend, indemnify, and hold harmless Bridgetek from any and all damages, claims, suits, or expense resulting from such use. This document is subject to change without notice. No freedom to use patents or other intellectual property rights is implied by the publication of this document. Neither the whole nor any part of the information contained in, or the product described in this document, may be adapted, or reproduced in any material or electronic form without the prior written consent of the copyright holder. Bridgetek Pte Ltd, 1 Tai Seng Avenue, Tower A, #03-05, Singapore 536464. Singapore Registered Company Number: 201542387H.



# **Appendix A – References**

### **Document References**

BT820 Datasheet

### **Acronyms and Abbreviations**

Terms	Description
DAC	Digital Analog Converter
DDR3L	Low Voltage Double Data Rate 3
EVE	Embedded Video Engine
IC	Integrated Circuit
LCD	Liquid Crystal Display
LVDS	Low Voltage Differential Signaling
MPSSE	Multi-Purpose Synchronous Serial Engine
РСВ	Printed Circuit Board
РСВА	Printed Circuit Board Assembled
Rx	Receive
SoM	System On Module
Tx	Transmit
USB	Universal Serial Bus



# Appendix B – List of Tables & Figures

### **List of Tables**

Table 1 - Ordering Information	2
Table 2 - CN1 Pinout	12
Table 3 - Operating Voltage and Current	18

# **List of Figures**

Figure 1 - MN820 Module PCBA - Front View	5
Figure 2 - MN820 Module PCBA - Back View	5
Figure 3 - Top Layer (Signal)	6
Figure 4 - Second Layer (Power)	6
Figure 5 - Third Layer (Ground)	7
Figure 6 - Bottom Layer (Signal)	7
Figure 7 - $85\Omega$ controlled impedance for memory strobe and clock signals	8
Figure 8 - 100Ω controlled impedance for LVDS receive signals	8
Figure 9 - 100Ω controlled impedance for LVDS transmit signals	9
Figure 10 - Interface Connector & Control	13
Figure 11 - DDR3L Memory	14
Figure 12 - LVDS Interface	15
Figure 13 - MN820 Setup	17
Figure 14 - MN820 PCBA Dimensions (Top View)	19
Figure 15 - MN820 PCBA Dimensions (Bottom View)	19